annealing over 160°C and, as a consequence of such a low annealing temperature, the surface energy is limited to 0.20 -0.30J/m2 [10] . The thermal mismatch problem can in principle be solved by using silicon on sapphire wafers [11] instead of simple silicon wafer, but costs would be drastically increased. In this Letter a technique for the direct bonding of GaAs to Si using a spin-on glass (SGG) intermediate layer is proposed. Glass layers have already been used as intermediate layers in the DWB of SiiSi or GaAs/GaAs. In comparison with glass layers obtained by vapour deposition methods such as chemical vapour deposition [12] , ebeam evaporation [13] , or by spray pyrolysis [14] , spin-on deposition is very simple and, moreover, SGG is a standard SiOs glass extensively used in microelectronic processing and does not contain electronically undesirable elements such as sodium [12] or dopants such as boron [7, 12, 141. Results: 4" silicon (lOO)-oriented wafers (525l.trn thick) were first covered with SOG layers by spin-on deposition of a commemialIy available silicate glass (SOG) precurso r (Fiitronics, Inc.). Thin fihns with thickness -37OOA were obtained by spinning the precursor at 3500rpm for 35s. After spinning, the SOG layers were baked for 5 rnin on a hot plate in air at 150°C. The SOG-coated Si wafers were then room temperature bonded with semi-insulating 4" GaAs (100) wafers (625pm thick). The wafers were bonded using a microcleanroom setup in a cycle consisting of 2 min rinsing with deionised water followed by spinning at 3OOOrpm. The bonding quality is mainly determined by the quality of the SOG layer; particles, inclusions or layer inhomogeneities lead usually to unbonded areas. The surface energy of the room temperature bonded wafers measured by the crack opening method was in the range 0.3 -0.5 J/m2 This value is very high compared with the surface energy in the case of silicon-to-silicon hydrophilic bonding
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(0.1 -0.15 J/m'). The room temperature bonded wafers were subsequently subjected to a thermal annealing for 10h at temperatures ranging from 200 to 225°C. After the annealing at 200°C the GaAs/Si surface energy reached 1.7J/m2. Fig. 1 shows the infrared transmission image of the GaAs/Si wafer pair after annealing at 200°C. A further increase in temperature to 225°C does not damage the bonding but also does not increase the energy as is shown in Fig. 2 . The bow of the GaAsSi bonded wafers was measured during the annealing after the room temperature bonding during ramping up and as well during ramping down of the temperature. Fig. 3 shows bow values increasing up to 5OOpm at 200°C. During the cooling down to room temperature the bow comes back to zero without any hysteresis and without affecting the bonded interface. To determine the maximum temperature at which the GaAslSi wafer pair can be annealed, a second run of the bow measurement was performed after cooling the sample to room temperature. The bow increase follows exactly the initial path and at -280°C the wafers debond and/or shatter. By thinning one of the wafers down to some tens of rnicrometms, depending on the fmal purpose either the integration of GaAs into silicon technology or integration of Si into the gallium arsenide technology can lead to an increase in this maximum temperature limit to values of 450°C. 6 x 6mm2 samples were cut and submitted to tensile stress testing. The average energy determined from the tensile stress tests for an SOG bonded GaAs/Si sample annealed for 10h at 2003C is 22MPa. Atomic force microscopy and scanning electron microscopy (not shown here) revealed that the SGG fti broke during the tensile stress test and did not debond from either Si or GaAs. This can demonstrate the suitability of the SOG layer as an 'adhesion layer'. Cross-section trammission electron microscopy (TEM) investigations into the GaAslSi bonded interface shown in Fig. 3 revealed a good GaAs-glass bonded interface. 4" GaAs/!Si bonded samples fabricated as described above were submitted to grinding followed by chemical mechanical polishing (CMP). The GaAs wafers were grinded down to 30 -4Opru and polished down to lOl.tm confiing that the achieved interface energy is sutliciently
No. 7high to allow even the harsh mechanical processing of the bonded wafers. SPIERINGS. B.A.C.M.,  BAALBERGEN. JJ., BIJSTERVELD. B.H., BREHM. R., FAASEN, J.H.P.M..  GROENEN. J.J.C., DE HAAS. P.W.. HADDEMAN. T.BJ., MICHIELSEN. T ConcZusions: We have demonstrated a true low temperature bonding process using commercially available spin-on glass layers as an intermediate layer. SOG bonding is a simple, versatile and electronically clean process and it can be applied for gallium arsetideto-silicon bonding and as well for silicon-to-silicon bonding. The interface energy achieved for SOG bonded GaAsISi is -1.7 J/m* after annealing at 200°C.
